


## 1/18















4/18









FIG. 5B

ENA	MSK	EXP	ENR	OUTPUT MODE
0	0	0	Z	DISABLED
1	0	0	GND	LOW
1	0	1	VDD	HIGH
1	1	Х	1/2VDD	MASK









TEN	ENR	MSK	EXP	FUNCTION PERFORMED
0	Х	Х	X	TEST DISABLED
1	GND	1	0	COMPARE LOW
1	VDD	1	1	COMPARE HIGH
1	1/2VDD	0	Χ	MASK COMPARE

FIG. 7B





TEN	ENR	MSK	EXP	FUNCTION PERFORMED
0	Χ	1	0	GATE DISABLED
1	GND	1	0	OUTPUT A LOW
1	VDD	1	1	OUTPUT A HIGH
1	1/2VDD	0	X	OUTPUT A MASK

FIG. 8B






FIG. 9A

## 8/18





9/18

OC	TEN	ENR	MSK	EXP	FUNCTION PERFORMED
X	0	Χ	Х	Χ	TEST DISABLED
1	1	GND	1	0	COMPARE LOW
1	1	VDD	1	1	COMPARE HIGH
1	1	1/2VDD	0	Χ	MASK COMPARE
0	1	GND/VDD	1	0/1	TEST OUTPUT CONTROL

FIG. 10B







FIG. 11A








IOC	TEN	ENR	MSK	EXP	FUNCTION PERFORMED
X	0	Χ	Х	Х	TEST DISABLED
1	1	GND	1	0	COMPARE LOW
1	1	VDD	1	1	COMPARE HIGH
1	1	1/2VDD	0	X	MASK COMPARE
0	1	GND/VDD	1	0/1	TEST I/O CONTROL
0	1	GND/VDD	1	0/1	INPUT STIMULUS

FIG. 12B










13/18



## 14/18

